



Σ niac datapath




Σniac datapath




ld A, C3

Σniac datapath




ld A, C3 fetching instruction

Σniac datapath




ld A, C3 fetching instruction

Σniac datapath




ld A, C3 decoding instruction

Σniac datapath




ld A, C3 load C3 into MA and increment IC

Σniac datapath




ld A, C3 fetch Mem[C3]

Σniac datapath




ld A, C3 load Mem[C3] into B

Σniac datapath




ld A, C3 load Mem[C3] into A

Σniac datapath




add A, C10 load addr. of next instruction into MA

Σniac datapath




add A, C10 fetch instruction

Σniac datapath




add A, C10 decode instruction

Σniac datapath




add A, C10 load C10 into MA and increment IC

Σniac datapath




add A, C10 fetch Mem[C10]

Σniac datapath



add A, C10 load Mem[C10] into B

Σniac datapath



add A, C10 $A = A + B$

I

	000 ld	001 sub	010 add	011 st	100 b	101 bneg	111 halt
t0	Mem \Rightarrow MB: R, ld_mb						
t1	MB \Rightarrow OP: ld_op						
t2	Inc IC: IC+I>IC, ld_ic				MB>IC, ld_ic	A7=0: IC + I > IC A7=1: MB>IC ld_ic	halt
t3	MB>MA, ld_ma, set E				IC>MA, ld_ma		
t0	Mem \Rightarrow MB: R, ld_mb			A>MB, ld_mb			
t1	MB \Rightarrow B: ld_b			MB \Rightarrow Mem: W			
t2	zero, ld_a	sub, ld_a	ld_a	-			
t3	IC>MA, ld_ma, reset E						

E